Introduction
Double quantum dots (DQDs) have been studied as attractive candidates for charge qubits. Initially, GaAs-based DQDs formed by means of surface gates depletion were studied because many £a-rameters are tunable after their fabrications [I] . However, silicon-based DQDs are more promismg for charge qubits because of the absence of piezoelectric electron-phonon coupling, and the effect of phonon localization [2] . Furthermore, to integrate Si multiple charge qubits and a readout device in a small footprint, a series-connected double dots transistor has recently been proposed and studied [3] . The readout is called as double single-electron transistors (DSETs) and facilitates to detect the single-charge polarizations on the adjacent double qubits efficiently L4]. The other advantage of DSETs is that both two SETs act as feedback transistors to each other to compensate the random fluctuation noise.
It is also important to clarify the quantum effects in the vicinity of the charge triple points from a standpoint of future down-scaling ofthe DSETs and qubits. However, the impacts of quantization on single-electron tunneling characteristics have not been studied for lithographically-defmed silicon DQDs. In this paper, we report on the tunnel spectroscoEY of quantum levels on lithographically-defined silicon DSETs at milli Kelvin temperatures for the first time.
Fabrication ofDSETs
The DSETs were fabricated on the sal substrate with the SOl thickness of40 om and the phosphorous doping concentration of 10 19 em". An SEM image of the fabricated DSETs with control gates (G3-G7) for qubits (to be integrated) and the equivalent circuit of DSETs are shown in Fig. l(a) and Fig. l(b) , respectively. After lithography and etching to pattern the DSETs, thermal oxidation was done at 1000°C to passivate the surface states and to reduce the thickness of the SOl down to 30 nm. This results in an overall core dot diameter of approximately 55 run. In this device structure, the adjacent constrictions act as tunnel barriers connecting the dots to the source and drain electrodes.
Electrical characteristics for DSETs
Electrical measurements were carried out at the dilution base temperature of 22 mK and the effective electron temperature of around 0.2 K. Figs. 2 (a) and 2 (b) show the contour plot ofI D measured and simulated respectively as a function of VGI and VG2 at VDSetF-7.5 mY, where VDSetf is the voltage drop between the leftmost and the rightmost barriers. The simulation reproduces the measured characteristic because the dots are well defmed. From this measurement characteristic, the total capacitances of Dot 1 and Dot 2 and the inter-dot cafacitance were extracted to be CCI=16 aF and CC2= 2 aF,and CCrn =3.1 aF, respectively. The corresponding charging energies are ECI=lO meV, EC2=14 meV, and ECrn=2.7 meV. Additionally, gate capacitances CGIDl=0.75 aF, CGID2=0.50 aF, CG2D2=0.80 aF, and CG201=0.70 aF were also extracted from the characteristics. Similar stability characteristics were observed at 4.2 K, and the extracted gate capacitances of the dots were almost the same as those extracted at dilution temperature of 22 mK. With this consistency in the device characteristics at different temperatures, the origin of the dots is attributed to the well-defined lateral confmements.
A fme sweep across the charge triple points is shown in Fig. 3 (a) . In this measurement, a pnmary sweep was done WIth the gate G 1. This gray scale plot displays the values of differential conductance (oIosloVGl) as a function of VGI and VG2 for VOSetr= -8.5 mV. Fig. 3 (b) blows up the square region marked in Fig. 3 (a) and Io-VGl characteristics along the dotted line in the (OIos/aVGl) plot. The current peaks in Io-VGI plot are located between differential conductance peaks in the triangle-shaped region in (oIrJoV G1) plot. These current peaks and (oIrJaVGI) peaks are caused by the resonant tunneling through DQDs. These high (alrJaVGI) peaks can be used to detect single-charge polarizations for double qubits integrated in the future. Given that all the level mtervals are the same for two dots, the energy spacing was estimated to be 0.5 meV. This value is in good agreement with the value of 0.6 meV estimated from the dot diameter of 55 nm. Inelastic tunneling rate between the dots I1. is also estimated to be 3.0x 10 6
Hz at most from the off-resonance current Iotr'Z 0.48 pA at VGl=0.835 V along the dotted line in Fig. 3 (b) .
Because of the present device geometry (Fig. 1(a», the inter-dot tunneling rate at resonance T LR is considered to be smaller than Fi. and TR, and is dominant where rLR 'Z3.6xI0 6 Hz can be estimated from the resonant current 0.58 pA at VGI=0.843 V along the dotted line in Fig. 3 (b) . Finally, the peak-to-valley current ratio is evaluated to be 1.2.
Conclusions
We observed the spectrum of quantum levels for silicon DSETs, which is composed of DQDs. The quantum dots were attributed to the well-defmed lateral confinement even at the dilution base temperature of 22 mK. The estimated level spacing in quantum dots from the characteristics was also in agreement with the value from the quantum dot size. The inelastic tunneling rate between dots was quite small compared with GaAs-based DQDs. The observed differential conductance peaks can be used to detect double qubit integrated in the future.
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